Abstract: We report a new 3-D package design technique in this paper. Based on this technique, a 3-D RF impedance matching circuit used in the packaging of electroabsorption modulation laser (EML) array is achieved, which has the characteristics of low electrical crosstalk and small size. The 3-D package design technique overcomes the limitation of conventional 2-D design technique in which many bonding wires have to be employed. The measurement results demonstrate that the 3-D impedance matching circuit has a transmission bandwidth of 25 GHz and the reflection is suppressed below −10 dB in a wide frequency range. Compared with NTT's schemes, the 3-D impedance matching circuit and the wires in our scheme have a lower electrical crosstalk. A tenchannel EML module is fabricated, employing the above technique, and demonstrated. The module has good frequency characteristics over a bandwidth of 10 GHz. To our knowledge, this is the first time that such a 3-D impedance matching circuit has been reported publicly.
Introduction
To meet the requirement of the huge data transmission, the capacity of the optical communication system is increasing rapidly. Meanwhile, the next generation network with the transmission rate of 100 Gb/s or higher also has a strong demand on the access ability [1] - [3] . The wavelength division multiplexing (WDM) technology is considered as a simple and effective approach to increase the network capacity. WDM utilizes the enormous bandwidth of optical fiber and divides it into many independent wavelength channels so that the different wavelength signals occupy different wavelength channels [4] . In the WDM system, the light source plays a critical role and it should afford light with different wavelengths to carry information. Therefore, the multi-channel parallel electro-absorption modulation laser (EML) array which consists of electroabsorption modulators (EAM) monolithically integrated with distributed feedback (DFB) lasers is considered as suitable light source, especially in long-distance transmission because of its many advantages, e.g., low power consumption, high modulation frequency, and small size [5] - [7] .
However, as a device of high internal resistance characteristic, the EAM may mismatch with the 50 system that can decrease the modulation bandwidth and affect the high frequency performance in practical high-frequency applications. Hence, to achieve stable lasting characteristic, the design of impedance matching circuit is of great importance in the package of optoelectronic device.
In 2002, the NTT Corporation (Japan) achieved a four-channel optical modulation module of 4 Â 10 Gb/s by using the thin-film impedance matching technology [8] and then proposed a multi-channel parallel monolithically integrated transmitter optical sub-assembly (TOSA) of 8 Â 10 Gb/s in 2004 [9] . In 2011, the Corporation reported a monolithic-integrated TOSA of 4 Â 25 Gb/s [10] . To realize smaller volume and decrease the electrical crosstalk, a novel bridgetype RF circuit board had been used in their scheme. Then, they used the similar structure which included a 3D RF circuit board supported by a spacer to achieve an ultra-compact module of 8:0 mm Â 35 mm Â 6:5 mm in 2013 [11] , [12] . However, since the RF circuit board and the matching resistor circuit board were placed over the laser array chip separately in their scheme, many bonding wires were needed between the matching resistors and EAM pads. In fact, this method is still belonging to conventional 2-D design technology. As a result, the parasitic parameter might be introduced that could affect the performance of module [13] .
Compared to the work in [14] , in this paper, we propose a new 3-D package design technique by which the 3-D RF impedance matching circuit which consists of a coplanar waveguide (CPW) transmission line array circuit and a non-coplanar matching resistor array circuit is achieved. In our scheme, the matching resistor array circuit is vertically installed on the CPW transmission line array circuit by soldering; thus, the using of bonding wires is avoided that helps to decrease the electrical crosstalk. Moreover, matching resistors are placed on the front side surface and behind side surface of circuit board that is different from convention schemes in which the matching resistors are only placed on one surface of circuit board.
Characteristics Analysis of 3-D Impedance Matching Circuit Module
Due to the 3-D impedance matching circuit module design and assembly precision, there are many issues that cause impedance discontinuity, ground discontinuity and electrical crosstalk along the RF signal transmission path. In this paper, we specify these issues into the design of RF transmission line array, feed-through section and matching resistor array. For the First part, the CPW transmission line is employed on account of having enormous transmission bandwidth and low electrical. The CPW transmission line is used for carrying the RF signal, and it is connected to the EAM pad with bonding wire. When the EML is operated, the RF signals need to be fed into the modulator through the CPW transmission line. To meet the requirement of next generation network with a transmission rate of 100 Gb/s, 4 Â 25 Gb/s [10] , 8 Â 12.5 Gb/s [15] , and 10 Â 10.7 Gb/s [16] , [17] are regarded as feasible schemes. Hence, the CPW transmission line must have ability to carry the signal of 10 GHz at least. Moreover, to obtain a small package size, the transmission line array circuit board has to be minimization and the pitch between transmission lines should be very small. Generally, the pitch between signal lines is 250 m which is the same as the DFB laser array pitch. The high-frequency signal will be inevitably coupled into adjacent line that in fact means the electrical crosstalk is introduced which has a serious effect on the performance of device especially when operating at high-frequency conditions. For a CPW geometry, the characteristic impedance can be determined as
Here
where " r is the relative dielectric constant of substrate material. W and L are the width of signal line and gap between signal line and ground line, respectively. RoE(k ) is a function depends on k . Therefore, the ratio of L to W should be controlled carefully on the condition that the " r is given to ensure an optimum RF reflection performance. In this scheme, we use the AlN as substrate material and its relative dielectric constant is 8.7. Fig. 1 shows the characteristic impedance of CPW transmission line with different ratios and " r . In order to match with the 50 system, the ratio of L to W should be fixed at approximately 0.4. Fig. 2 shows the calculated maximum bandwidth of CPW transmission line with different H and " r . H is the thickness of the substrate and f is the 3-dB transmission bandwidth of CPW transmission line. It can be seen from Fig. 2 that the allowed bandwidth will increase when reducing H and " r . However, the reflection performance will be decreased with increasing frequency and thus the useful bandwidth can be limited. Regarding a 0.25 mm substrate, the theoretical bandwidth can be up to 108 GHz. However, the useful bandwidth may reduce to below 100 GHz due to the degraded reflection coefficient.
The CPW transmission line transmits the RF signal from the package housing pads to the EAM pads. The electrical crosstalk between signal lines affects the transmission performance. Generally, we can decrease the electrical crosstalk by increasing the pitch of signal lines. It is feasible in the packaging of a four-channel EML array. However, this approach cannot be used for the packaging of ten or more channels EML array. The reason is that there will be up to 21 CPW transmission lines in the packaging of 10-channel EML array. Thus, the pitch between signal lines cannot be increased a lot due to the limitation of circuit board size. Therefore, we cannot do anything but keep the pitch constant. In order to make wire bonding convenience, the pitch is 250 m which is the same as the EAM pad pitch. What we want to do is figure out how the electrical crosstalk has been changed with different W and L. the contrary, the width of ground line is increased. It means that the electrical crosstalk is degraded with increasing width of ground line. It is evident that the ground line helps to weaken the interference of noise. Thus, we further give another CPW transmission line array. In conventional CPW transmission line array, ground lines are isolated. It is estimated that the electrical crosstalk is also induced by the noise due to the isolation of ground line. To eliminate the effect, physical shielding is achieved by combining all isolated ground line to form shared ground plane in order to ensure effective ground connection. Fig. 5(a) shows the simulation model of CPW transmission line array with shared ground plane. In practical application, the RF signal is injected into the next-end of signal line from the transition line or package housing pads by bonding wire and finally injected into EAM pads, as shown in Fig. 5(b) . The simulation The characteristic impedance of CPW transmission line we used is approximately 50 . However, when the matching resistor array circuit is installed on the transmission line array circuit, a feed-through structure is formed in the connection and thus in this section the characteristic impedance has been changed which will cause the impedance discontinuity and the reflection performance will be deteriorated. In order to study how the feed-through structure influences the performance of transmission line, we build a simulation model as shown in Fig. 7(b) . Fig. 8(a) shows the simulation results of characteristic impedance in feed-through section. The timedomain reflectometer (TDR) impedance shows a visible change of the transmission impedance. The red dot line represents the impedance characteristic of CPW transmission line without feedthrough structure, and it is about 50 . However, the impedance characteristic will decrease to approximately 45 due to the existence of the feed-through structure as the black solid line shows. Therefore, to ensure the impedance continuity, the width of signal line in the feed-through section is reduced by 20 m each side and meanwhile S ¼ 0. It can be seen from the Fig. 8(a) that the impedance characteristic is approximately 50 , which will cause the other issue called the width discontinuity. Therefore, the parasitic capacitance can be induced in the connection between wide line and narrow line that has a greatly effect on the reflection performance as the simulation result shows in Fig. 8(b) . We can see that when S ¼ 0, the reflection is below −18 dB and that the insertion loss is 0.4 dB up to 50 GHz, but the resonance is rather seriously due to the existence of parasitic capacitance. In order to suppress the unwanted resonance, the usual technique is to use the tapered line instead of the right-angle line. This helps to decrease the parasitic capacitance and then improve the reflection response. Fig. 8(b) shows the simulation result of reflection with different lengths of tapered line. It can be seen from the result that when adjusting S from 0.05 mm to 0.2 mm with a step of 0.05 mm, the resonance has been improved. However, the reflection is deteriorated. It is due to the impedance discontinuity. Fig. 8(a) shows that the characteristic impedance increases with increasing of S. Thus it can be seen that the tapered line can figure out the discontinuity of width and improve the resonance. But at the same time the impedance discontinuity can be caused and the reflection performance has been deteriorated. Therefore, a balance point between the width discontinuity and the impedance discontinuity needs to be found to meet different requirements.
In the packaging of EML array, to reduce the reflection response and transmission loss, a matching resistor of about 50 is paralleled with the EAM. In the previously reported scheme [11] , matching resistors have been placed on one side of circuit board by using conventional 2-D design technique. The transmission line circuit board and matching resistor circuit board are installed over EML array chip separately. Therefore, many bonding wires have to be used between matching resistors and the transmission lines. This scheme may emerge two issues. One issue is to introduce the interference factor. Because the bonding wires used between matching resistors and the transmission lines can introduce the parasitic parameters, e.g., parasitic capacitance and inductance that can reduce the modulation bandwidth and increase the electrical crosstalk. The performance of whole module can be also affected in a way. The other issue is the overlarge size when placing many resistors. There will be ten matching resistors in the packaging of 10-channel EML array, and thus, the size of circuit board would be rather big if we only place resistors on one surface of circuit board. Obviously, this is not benefit to the miniaturization of module. Fig. 9(a) shows the proposed impedance matching circuit which includes matching resistors, signal lines, ground plane and isolated regions and they are fabricated on the front side surface and behind side surface of substrate. Here, the signal line ends are called the front-end and rear-end. And they are connected to the transmission line and the 50 matching resistor, respectively. The width of front-end is 0.1 mm which is same as that of signal line in the transmission line array circuit. To get well reflection performance, by using the above analysis method, the width is increased gradually from the front-end to rear-end which called the transition section and the width of rear-end is same as that of resistor. It is worth noting that the pitch of signal lines in the matching resistor array circuit should be equal with that of signal lines in the transmission line array circuit. The isolation region is applied to prevent the ground plane from connecting to the signal line in the transmission line array circuit and its width should be larger comparing with that of signal line in the transmission line array circuit in order to make sure the isolation function is good. Fig. 9(b) shows the simulated reflection characteristic of all channels. The simulation result indicates that all channels show good uniformity and performance. The reflection can be maintained below −20 dB at 30 GHz and −10 dB at 60 GHz. Insertion is the electric field distribution in the signal line port when the microwave signal transmits. Fig. 10(a) shows the 3-D impedance matching circuit, in which the matching resistor array circuit board is installed on the CPW transmission line array circuit board by soldering which enables good electric connection and robust mechanical connection. However, with improper soldering or poor mechanical tolerance, alignment error can be easily formed in the connection. Fig. 10(b) shows the simulated results of the 3-D impedance matching circuit with different alignment error in the connection. It can be seen that when changing alignment error from 0 to 0.03 mm, the transmission response changes very little. That means the 3-D impedance matching circuit has a low demand on the mechanical equipment and the assembly precision that enables volume production. Fig. 11 shows the simulation model of the 3-D impedance matching circuit board and the wires in our scheme. The signal line is 0.1 mm wide. The width of gap between signal line and ground line is 0.04 mm. The signal line pitch is 0.25 mm which is same as the EAM pitch and the length of signal line is 2.4 mm. The thickness of the 3-D impedance matching circuit board is 0.25 mm. The wire is made of gold and is 0.025 mm in diameter, and the relative permittivity of substrate material is 8.7. The RF signal is injected into EAM pads through 3-D impedance matching circuit and bonding wires. Fig. 12 shows simulation models of the RF circuit board and wires from NTT. We can see that the length and width of signal line and the width of gap are all same. However, the 3-D impedance matching circuit has more channels and the signal line pitch is smaller than that of NTTs'. Fig. 13 shows the comparison of electrical crosstalk between the 3-D impedance matching circuit and the wires and NTT's two schemes. As shown in this figure, the electrical crosstalk of 3-D impedance matching circuit and the wires can be maintained below −30 dB at a wide frequency range of from DC to 30 GHz and decreased at least 10 dB, compared with that of NTT's two schemes. Moreover, it is worth noting that our scheme includes the matching resistor and it can be applied the matching of EAM directly. Therefore, in terms of the simulation results, the 3-D impedance matching circuit has a large application. 
Fabrication and Measurement
Fig. 14 shows the 3-D impedance matching circuit using the 3-D package design technique. The 3-D impedance matching circuit has been divided into two parts: the non-coplanar matching resistor array circuit and the CPW transmission line array circuit. And they are fabricated on the subcarrier which is made of aluminum nitride (AlN). The matching resistor array circuit is installed on the CPW transmission line array circuit by soldering which helps to decrease the electrical crosstalk in comparison to the case where lots of bonding wires have been used for connection between matching resistors and RF transmission lines. In the matching resistor array circuit, half of the 50 thin-film resistors are fabricated on the front side surface of subcarrier at fixed spacing, and the others are fabricated on the opposite surface. All transmission lines are made of gold. Fig. 15 shows the electrical crosstalk model of signal line with different positions. It can be seen that the electrical crosstalk penalties of center line are larger than those of side line. Fig. 16 shows the measured characteristics of the 3-D impedance matching circuit using vector network analyzer (VNA). It can be seen from Fig. 16(a) that the far-end crosstalk between second adjacent channels can be maintained below −30 dB at a range of from DC to 30 GHz. And the far-end crosstalk between third adjacent channels is smaller 4 dB and 2 dB than that between second adjacent channels at 10 GHz and 20 GHz, respectively. In addition, as the Fig. 16(b) shows, the reflection of all twelve channels is maintained below −10 dB at 30 GHz. The insertion loss is within 0.5 dB at 25 GHz and 0.8 dB at 30 GHz. Therefore, the impedance matching circuit can be used for packaging of 10 Â 10 Gb/s and 8 Â 25 Gb/s EML array. It is necessary that the design technique of multi-channel impedance matching circuit should be mastered.
Ten-Channel EML Array Module
Using the 3-D package design technology as discussed above, a ten-channel EML array chip is packaged in order to get its small signal frequency response. In the measurement, it can be seen from Fig. 17(a) that the ten-channel EML array chip is directly placed on the front end of DC line circuit board. The 3-D impedance matching circuit board is placed over the DC line circuit board and supported by a spacer. The bonding wires are used for connection between DFB lasers pads and DC lines, between EAM pads and RF signal lines. Then, the DC line circuit board is placed on a thermoelectric cooler (TEC). Finally, they are installed on the printed circuit board (PCB). And the DC line circuit is connected to the PCB with bonding wires. The EML chip is operated under the room temperature of 25°C. The inject current is around 100 mA and modulation voltage is around 3 V. Fig. 17(b) shows the frequency response of EML chip. It shows that the 3 dB bandwidth of all channels can reach up to 10 GHz which meets the design requirement of chip. That means the 3-D impedance matching circuit can match with the EAM and can be used for packaging of multi-channel EML array not only ten-channel. In this measurement, due to the limitation of chip performance, the performance of 3-D impedance matching circuit has not been taken full advantage of. In fact, according to the measurement result in Fig. 16(b) , the 3-D impedance matching circuit can be applied in the package of EML array chip with higher frequency, including the 4 Â 25 Gb/s mentioned above.
Conclusion
In this paper, a novel 3-D package design technique is demonstrated. The detailed analysis and simulation indicate that the degradation of the width of signal line and gap, as well as the combining of all isolated ground line can decrease unwanted electrical crosstalk. In feed-through section, the width discontinuity and the impedance discontinuity will bring the unwanted resonances and reflection deterioration. With the tapered line and the right-angle line, the influence of resonances and reflection deteriorate is shown to be negligible. But the balance point needs to be found to meet different application. In addition, the design of matching resistor array circuit overcomes the limitation of conventional microwave circuit design technique which only focuses on 2-D plane. The matching resistor array circuit is connected to RF transmission line circuit by soldering which provides good electric connection and robust mechanical connection. Moreover, that also avoids the using of bonding wire and therefore further decreases the electrical crosstalk and improves the performance of module. As the result shows, our scheme has a lower electrical crosstalk than NTT's schemes. The measured transmission bandwidth of packaged EML array chip can be up to 10 GHz. To our knowledge, the matching circuit applied in the packaging of above four-channel EML array chip has not been reported. Therefore, we hope the 3-D package design technique can provide a useful solution to the packaging of multi-channel EML array chip, EAM array, and MZM array and not only the ten-channel. 
